Abstract
Introduction
Power-aware computing is important in both demand-driven commercial data centers and throughput-oriented highperformance computing centers because of positive effects on cost, maintainability, and reliability. As less energy is used, the reduction in the cost of electricity is not the only benefit. Less energy consumed means less heat generated (and less energy spent cooling the equipment). Less heat leads to greater mean time between failures for components as well as the possibilities for greater component density. This is a practical problem. Even relatively new centers that house large clusters are having trouble staying within power and cooling constraints [39] . Historically, data centers have tried to push performance at all costs. Unfortunately, the "last drop" of performance tends to be the most expensive. One reason is the cost of power consumption, because power is proportional to the product of the frequency and the square of the voltage. As an example of the problem that is faced, several years ago it was observed that on their current trend, the power density of a microprocessor will reach that of a nuclear reactor by the year 2010 [20] .
To balance the concerns of power and performance, new architectures have aggressive power controls. One common mechanism on newer microprocessors is the ability of the application or operating system to select the frequency and voltage on the fly. This technique is called dynamic voltage and frequency scaling (DVFS). We denote each possible combination of voltage and frequency a performance state, or p-state.
While changing p-states has broad utility, including extending battery life in small devices, the primary benefit of DVFS for cluster computing occurs when the p-state is reduced in regions where the CPU is not on the critical path. In such a case, power consumption will be reduced with little or no reduction in end-user performance. Previously, p-state reduction has been studied in code regions where the bottleneck is in the memory system [24, 22, 7, 17, 16] , between nodes with different workloads [28] , or during communication phases [33] .
Newer clusters are often built with multiprocessor nodes. With the introduction of chip multiprocessors (CMP), where several CPU cores are placed on a single die, multiprocessor clusters will be ubiquitous in the near future. However, power management via DVFS on multiprocessors is not well understood.
Orthogonally to this, a multiprocessor can manage power using CPU packing [18] . In this technique tasks are packed onto some active processors, while inactive processors are idled or powered down. Thus, packing provides a finite number of power-performances levels, which we call configurations.
Packing is quite similar to scaling. Both techniques provide a finite number of discrete reduced power states, but reducing power generally has a negative effect on performance. Mechanisms developed for frequency-voltage scaling are easily adapted to CPU packing. However, as stated above, a reduced p-state is more power efficient, but a reduced configuration is generally less power efficient. In packing, the total power to the processors is greatly reduced, but the power used by other components (such as the power supply) is only slightly reduced. When this supporting power is considered, the net power consumption per processor (or, equivalently, the power-performance ratio) increases as one packs. While packing makes the machine less efficient, the machine consumes less power. Thus, when the demand for performance is low enough that a packed configuration is sufficient, packing is desirable.
This paper examines the interplay of scaling and packing. This paper also examines power management for a CMP. The results shown in this paper are real-world power measurements of a physical cluster. It shows that it is more efficient to scale first and then pack. In throughput computing where one wants to execute a set of tasks as efficiently as possible, scaling is often sufficient. However, in demand-driven commercial applications, there is not a set of tasks. Rather, there is only a current demand. When demand is low, there is a distinct and significant advantage to packing. Our system shows a savings of 19% due to packing when the demand is one-fourth of the maximum of the server's total capacity.
The rest of this paper is organized as follows. The next section discusses relevant related work. Section 3 explains our testing methodology, with the results of these tests following in Section 4. The last section offers some conclusions.
Related Work
Most prior work focuses either on HPC applications and installations or on commercial ones. This paper looks at both because while the policies are different, the mechanisms and machines are the similar. A commercial installation tries to reduce cost while servicing client requests. On the other hand, an HPC installation exists to speed up an application, which is often highly regular and predictable.
Several researchers have investigated saving energy in server-class systems or computing clusters. The basic idea is that if there is a large enough cluster of such machines, such as in hosting centers, energy can become an issue. In [8] , Chase et al., among other things, determine the aggregate system load and then determine the minimal set of servers that can handle that load. All other servers are transitioned to a low-energy state. A similar idea leverages work in cluster load balancing to determine when to turn machines on or off to handle a given load [37, 38] . Elnozahy et al. [12] investigated the policy in [37] as well as several others in a server farm. They found that allowing each node to independently set its voltage performed almost as well as more complicated schemes that required coordination between server nodes. Such work shows that power and energy management are critical for commercial workloads, especially web servers [3, 32] . Additional approaches have been taken to include DVS [11, 40] and request batching [11] . The work in [40] is interesting because it applies real-time techniques to web servers in order to conserve energy while maintaining quality of service. We have shown that throttling the CPU can increase performance given a power limit [14] .
One approach is to save energy in an application-specific way; Chen et al. used this approach for a parallel sparse matrix application [9] . Another HPC effort that addresses the memory bottleneck is given in [23] ; however, this is a purely static approach. This paper also introduced the concept of CPU-criticality, which was adapted for HPC in [24] . Also, Cameron et al. [15] developed a measurement infrastructure for power-aware HPC programs on a cluster of laptops and performed experiments on NAS programs. In [26] , a generic evaluation infrastructure that makes use of SimPoint [41] is described; this infrastructure combines simulation and direct measurement. Another approach that can be used for HPC and is independent of the application can be found in [30] ; performance counters are used to estimate IPC dynamically and choose the correct gear. Finally, metrics for power-aware HPC are described in [25] .
There are numerous studies of energy and power consumption [2, 27, 34, 35, 36, 43] . Many researchers reduce power with novel microarchitectures [29, 6, 13, 21] . A compiler can generate power-aware code [19, 44, 45] . There are several general power/energy management systems and tools [1, 4, 5, 10] .
Cameron et al. [7] uses a variety of different DVFS scheduling strategies (for example, both with and without application-specific knowledge) to save energy without significantly increasing execution time. A similar run-time effort is due to Hsu and Feng [22] . Our own prior work is fourfold: an evaluation-based study that focused on exploring the energy/time tradeoff in the NAS suite [17] , development of an algorithm for switching p-states dynamically between phases [16] , leveraging load imbalance to save energy [28] , and minimizing execution time subject to a cluster energy constraint [42] .
Every generation the microarchitecture feature size decreases but the chips area remains roughly constant. Thus microarchitects must choose what to do with additional transistors. Further increasing the clock frequency requires ever more complex designs and has diminishing returns. As a result the current trend embraces parallelism. The chip multiprocessor (CMP) [31, 47] is naturally the first such effort because the most straightforward way to chip-level parallelism. A CMP is merely the co-location of more than one entire CPU core (including caches) on a single chip.
Methodology
The testbed for this paper is a 16-node Opteron cluster connected by gigabit ethernet. Each node has two dual-core Opteron processors (model 265) for a total of 4 CPUs. Each core has private L1 (128 KB) and L2 (1 MB) caches. The Opteron supports DVFS scaling in 5 p-states having frequencies ranging from 1.8 to 1.0 GHz. The design of the chip is such that the frequency is changed per socket, not per core. Thus, both cores on a single dual-core processor are always operating in the same p-state. This paper uses the term core to denote a single CPU or microprocessor. The term socket is used to denote the physical medium that contains cores. A node is a complete machine consisting of sockets, memory, network interface card, etc. Finally, a cluster is a collection of nodes. Thus the testbed is a cluster of 16 nodes, each node has two sockets, each socket has two cores. There are a total of 64 CPU cores in this cluster. Half of the memory is directly connected to each socket, which the socket can access through its memory bus. To access the other half, it is necessary to use the HyperTransport connection between sockets. Thus in this system there is 1GB of local memory and 1GB of remote memory. Including the caches, the memory hierarchy consists of four levels (L1, L2, local, and remote).
The power consumed by the cluster is measured using WattsUp meters. The meters provide online power usage data through a serial connection. Thus, the testbed collects true power consumption data in realtime. Software integrates power usage over time to determine energy consumption.
Our methodology uses several benchmarks in three classes of tests. The first class consists of single-threaded, computation-bound programs built around simple algorithms. In this class are some basic linear algebra programs, notably DAXPY, and some comparable hand-built programs. The purpose of this class is to establish baseline performance. In these programs the CPU is almost always on the critical path; therefore, scaling and packing (which reduce CPU performance) should have the maximal detrimental effect on application performance.
The second benchmark class consists of parallel high-performance benchmarks from the NAS parallel benchmark suite [46] . The NAS suite is a popular high-performance computing benchmark. It consists of scientific benchmarks including application areas such as sorting, spectral transforms, and fluid dynamics. The purpose of this class is to evaluate scaling and packing in an HPC environment.
The final class consists of a web server, namely Apache. The web server is loaded with the mod php module to support dynamic pages constructed in PHP script-a typical installation. In addition to the web server there is a client program that make requests at a parameterizable rate. The purpose of this class is to evaluate scaling and packing in a commercial data center.
Node states There are two dimensions to the reduced power-performance states for a node: one due to scaling the other from packing. There are 5 scaling p-states denoted by frequency: every 200MHz from 1.8 to 1.0 GHz. It is implicitly understood that the voltage is reduced along with the frequency.
There are five additional packing states, called configurations. The first configuration has 4 active cores. It is denoted as ×4-read as "by 4" cores. In the next configuration, ×3, only 3 cores are active. Because all cores are equivalent, it does not matter which core is idled, so there is only one 3-core configuration. Similarly, ×1 denotes all configuration in which only 1 core is active. However, there are two distinct ways to configure two active cores. With mask ×2 the two active cores are on the same socket, whereas with ×2* one core on each socket is active and one is idle. (This configuration uses both sockets, more resources, so it has a longer denotation than ×2.) Configuration ×2* has 1GB of local memory for each core, while in ×2, the two cores have to share the 1GB of local memory. The ×2 configurtion tends uses less power, because one socket is idle (and possibly even powered down).
When multiple nodes are used, the number of nodes will be prepended to the packing configuration. For example, "4×2" means "4 nodes, 2 cores per node" for a total of 8 cores.
Due to the limitations of this particular Opteron processor, the frequency (p-state) of cores on the same socket must be the same. Therefore, we only need to consider two frequency pairs. In three packing configurations both sockets are active, thus there are 25 power-performance states or node states for each configuration. In the other two configurations, there are 5 unique p-states. As a result, there are 85 possible node states. However, non-homogeneous scaling (sockets use different p-states) is beneficial only when load is severely unbalanced. Restricting the system to homogeneous scaling means, there are only 25 node states. Furthermore, our results show that most of these remaining node states are not effective-that is there is another node state that provides superior performance while using less power. 
Results

Computationintensive program (daxpy).
We find that the effectiveness of DVFS and CPU packing depends greatly on the type of workloads (CPU-bound, HPC, or commercial). The results for each of these classes are discussed in turn. Figure 2 presents results for a computation-bound application. It is a DAXPY program, which is a small kernel from linear algebra. In this program the CPU is the critical resource. There is no I/O and the memory footprint fits in cache. Therefore, a reduction in the raw processing performance (by either scaling or packing) will have the maximal detrimental effect on performance. Only one program is shown; however, the results are representative of the whole class of CPU-bound programs.
CPU-bound workloads
The figure shows a scatter plot of power consumption versus throughput for the 25 homogeneously scaled node states. It reports on five packing configurations, with five p-states for each configuration. The five points for each configuration are joined by a line. The highest point (which uses the most power) is 1.8GHz and the lowest point is 1.0GHz.
The figure shows the average power consumption over the entire test, but there is very little difference between the maximum and the minimum. Throughput is shown in tasks (test programs) completed per second (which is arbitrarily scaled by 100). There is one program run on each active processor and the programs take approximately 40 seconds to execute at the top frequency (1.8GHz).
The best node state for a given power level is found by scribing a horizontal line at the power level and selecting the rightmost node state (that with the greatest throughput for a given power consumption). Conversely, the best node state for a particular throughput demand is the lowest configuration (consumes the least power). Figure 2 clearly shows that as throughput demand decreases, one should scale-first then pack. It also shows that 3-active cores (×3) is not an effective configuration.
In this test there is almost no demand on the memory (beyond L2). Therefore, the 2-core configurations achieve similar throughput levels. However, when both active cores are on the socket, the other socket can be idled or powered down. This shows the powered-down case, which saves at least 20W. Later, this paper shows results where the performance of ×2* is superior to ×2 due to the demand on the memory subsystem.
HPC workloads
The results for the two one-socket configurations above were obtained by physically removing the unused chip. Our present environment does not allow us to power a CPU completely off, but there is no technical reason that prevents this. In order to investigate the true potential of CPU packing with the idle socket powered down, the results in subsequent figures "simulate" powering down the other socket by subtracting 20W from the actual measured power. Figure 3 shows the effect of packing on throughput computing or batch-oriented tasks as representative of those in a high-performance computing center. There are four subgraphs showing average power, elapsed time, energy consumed, and energy-delay product (EDP). Only time and energy are measured, average power is the quotient of energy over time and EDP is the product of energy and time. The x-axis is the configuration, ordered in increasing amount of resources used. It actually shows the number of nodes used (4 in this case) and the packing configuration. Thus the left-most configuration uses four cores, one on each of four nodes. The right-most uses 16 cores, four on each of four nodes.
Each plot shows the value relative to the smallest configuration on the y-axis. There are data for three of the NAS programs, selected because each produces a distinct effect. The absolute values of the normalized points are shown in the captions. These results are for 1.8Ghz, but the results for other frequencies are very similar.
As expected, the power consumption increases as additional resources are used. Unsurprisingly, the time decreases with the increase in resources-except for an anomalous point for CG. Only LU shows a distinct difference between ×2 and ×2*. The latter configuration is much faster because LU has a large demand on memory bandwidth. In ×2 both processes compete for the same path to memory, whereas in ×2* each process has its own local channel. This is not a property of the LU program. Rather, is a function of the working set size. When this same sized LU problem is decomposed onto more nodes, the per-process working set decreases to a point where there is little difference between the times for the two 2-core configurations.
These graphs show that there is little or no benefit to packing onto one core because packing reduces the performance more than it reduces the power consumption. Whether to pack onto two cores appears to be something that must be judged on a case by case basis.
In the previous analysis, packing uses fewer total cores. So, for example, it compares a 4-core, 4-process instance to a 16-core, 16-process instance. Figure 4 fixes the number of cores and processes at 8. The same four packing configurations are shown, but now the number of nodes (the number before the ×) varies. We show the same four metrics as above. The x-axis is again sorted in order of increasing resources, but the order in not the same as above. As expected, the power increases as the resources increase. The time does not change much at all for EP because it is almost perfectly CPU-bound. (Note that the graphs in figure 3 (where cores and processes are fixed at 4) are nearly identical.)
CG is interesting because of the trade-off that exists as resources are added. CG gets worse because there is an increase in communication as the number of processes increases. However, as the number of processes increases so do the resources (notably memory), so the working set per process decreases, making the memory hierarchy more efficient. This efficiency eventually offsets the increased communication cost. LU again shows a tremendous improvement in execution time for the two cases where the process does not have to share the socket's memory bandwidth. Nevertheless, the most efficient configuration is ×4, or using all available resources on each node.
Commercial workloads
The results above do not make a strong case for packing in throughput computing. However, the commercial data center is driven by highly fluctuating, unpredictable demand. Figure 5 presents data from a web server (Apache). The x-axis shows throughput and the y-axis power consumption. For a given node state (configuration and frequency), the demand is varied from zero to maximum and the power is measured.
The lines in this graph connect different points than the lines in Figure 2 . Previously, there was only one point for each node state (configuration, p-state pair) because the demand on the system is implicit in the application. Hence, the lines in Figure 2 connect all 5 p-states in the same configuration. In Figure 5 , however, there are many points for each node state corresponding to the varying demand, so the lines connect all points for the same node state. Each node configuration line is denoted by the number of active cores and the CPU frequency (so "2 @ 1.6GHz" means two cores, each operating at 1.6GHz).
In this test we only examine two configurations: 4-cores (×4) and two-cores on one socket (×2). The other twocore configuration (×2*) is inferior in this test, so it was not shown. However, we do not claim that as a general rule. Our system activates and de-activates cores from the system by modifying the CPU affinity of the apache processes. The 2-core results simulate powering down the unused processor by subtracting a fixed 20W. First, note that for all node states, power consumption is a nearly linear function of the demand (and resultant throughput). For the top line (×4 at 1.8GHz) there is a 40W difference. This graph also shows the inefficiency of packing. The maximum performance is 345 replies per second at 187W. The maximum performance with two core has a rate of 196 s 
Conclusion
This paper examines the combination of dynamic frequency and voltage scaling (DVFS) and CPU packing in a multiprocessor environment. It shows that packing is less efficient that scaling, meaning that packing is only practical when utilization is low. While this may or may not be the case for HPC applications, packing is quite effective and arguably necessary in dynamic, demand-driven environments such as a web server.
In short, we show that one should scale first, then pack and that packing is useful only when demand is low.
